

## 2-8GHz High Power Amplifier


### GaAs Monolithic Microwave IC

#### Description

The CHA6015-99F is a HPA that provides typically 37.5dBm output power on the frequency band 2-8GHz. The circuit is dedicated to defence applications and also well suited for a wide range of microwave applications and systems.


The circuit is manufactured with a pHEMT process, 0.25µm gate length, via holes through the substrate, air bridges and electron beam gate lithography.

It is available in chip form.



#### Main Features

- Broadband performances: 2-8GHz
- Linear Gain: 18.5dB
- Pout at 3dB compression : 37.5dBm
- PAE at 3dB compression : 29%
- DC bias: Vd=7Volt@Id=2A
- Chip size: 4.68x6.53x0.07mm



#### Main Electrical Characteristics

Tamb.= +25°C, Vd = 7V, Id (Quiescent) = 2A, CW

Symbol	Parameter	Min	Typ	Max	Unit
Freq	Frequency range	2		8	GHz
Gain	Linear Gain		18.5		dB
P <sub>3dB</sub>	Output Power @3dB gain compression		37.5		dBm
PAE <sub>3dB</sub>	Power Added Efficiency @ 3dB gain compression		29		%

## Electrical Characteristics

Tamb.= +25°C, Vd = +7V , Id (Quiescent)=2A, CW

Symbol	Parameter	Min	Typ	Max	Unit
Fop	Operating frequency	2		8	GHz
G	Small signal gain		18.5		dB
RLin	Input Return Loss <sup>(1)</sup>		6		dB
RLout	Output Return Loss		12		dB
P <sub>1dB</sub>	Output power @ 1dBcomp		36.5		dBm
P <sub>3dB</sub>	Output power @ 3dBcomp		37.5		dBm
PAE <sub>3dB</sub>	Power Added Efficiency @ 3dBcomp		29		%
Id <sub>3dB</sub>	Supply drain current @ 3dBcomp		2.8		A
Vd1, Vd2	Drain supply voltage		7		V
Id	Supply quiescent current <sup>(2)</sup>		2		A
Vg	Gate supply voltage		-0.45		V

<sup>(1)</sup> HPA designed to be used in balanced configuration.

<sup>(2)</sup> Parameter can be adjusted by tuning of Vg.

Note: These values are representative of measurements in test fixture with an equivalent RF wire bonding of 0.25nH on each RF port.

**Absolute Maximum Ratings** <sup>(1)</sup>T<sub>amb.</sub> = +25°C

Symbol	Parameter	Values	Unit
Cmp	Compression level	6	dB
Pin_max	Maximum peak input power overdrive	27	dBm
Vd	Supply voltage <sup>(2)</sup>	9.5	V
Id	Supply quiescent current	3	A
Id_sat	Supply current in saturation	4	A
Vg	Supply voltage	0	V
Tj	Maximum junction temperature <sup>(3)</sup>	175	°C
Ta	Operational temperature range	-40 to +85	°C
Tstg	Storage temperature range	-55 to +150	°C

<sup>(1)</sup> Operation of this device above anyone of these parameters may cause permanent damage.

<sup>(2)</sup> Without RF input power.

<sup>(3)</sup> At backside temperature of 85°C, R<sub>th</sub>\_equivalent of the die is 4°C/W.

The R<sub>th</sub>\_equivalent is extrapolated, taking into account the full DC power and the channel temperature increase on the worst transistor.

**Typical Bias Conditions**T<sub>amb.</sub> = +25°C


Symbol	Pad N°	Parameter	Values	Unit
Vd1	5,15	Drain supply voltage stage 1	7	V
Vd2	9,11	Drain supply voltage stage 2	7	V
Vg1	3,17	Gate supply voltage stage 1 <sup>(1)</sup>	-0.45	V
Vg2	6,14	Gate supply voltage stage 2 <sup>(1)</sup>	-0.45	V

<sup>(1)</sup> Vg1=Vg2 to be adjusted to settle the total quiescent current ID to 2A


## Typical Board Measurements

Vd =7V, Id (Quiescent) =2A, CW

Linear Gain versus frequency




Output power versus frequency  
for input power=23dBm at -40°C / 25°C / 85°C




Typical Board Measurements

Vd =7V, Id (Quiescent) =2A, CW

Drain current versus frequency  
for input power=0dBm and 23dBm at -40°C / 25°C / 85°C




Power added efficiency versus frequency  
for input power=23dBm at -40°C / 25°C / 85°C




## Typical Board Measurements

Vd =7V, Id (Quiescent) =2A, CW

Gain versus input power at 25°C




Output power versus input power at 25°C




Typical Board Measurements

Vd =7V, Id (Quiescent) =2A, CW

Drain current versus input power at 25°C




Power added efficiency versus input power at 25°C




## Typical Board Measurements

Vd =7V, Id (Quiescent) =2A, CW

**Gain versus frequency at 25°C  
for input power=0/10/15/17/19/21/23dBm**



**Output power versus frequency at 25°C  
for input power=0/10/15/17/19/21/23dBm**







Typical Board Measurements

Vd =7V, Id (Quiescent) =2A, CW


Drain current versus frequency at 25°C  
for input power=0/10/15/17/19/21/23dBm



Power added efficiency versus frequency at 25°C  
for input power=0/10/15/17/19/21/23dBm



## Mechanical data




All dimensions are in micrometers

Chip size	= 6530x4680
Chip thickness	= 70µm ±10µm
RF pads (1, 10)	= 200 x 122µm
DC pads (3, 6, 14, 17)	= 100 x 100µm
DC pads (5, 15)	= 270 x 100µm
DC pads (9, 11)	= 355 x 100µm

Chip width and length are given with a tolerance of ±35µm

Pin number	Pin name	Description
1	IN	Input RF
2, 18	VGR1	NC
3, 17	VG1	Vg1
4, 8, 12, 16	GND	ground
5, 15	VD1	Vd1
6, 14	VG2	Vg2
7, 13	VGR2	NC
9, 11	VD2	Vd2
10	OUT	Output RF

**Recommended assembly plan**




**Recommended circuit bonding table**

Port	Connection	External capacitor
IN	Inductance ( $L_{bonding}$ ) = 0.25nH 2 gold wires with diameter of 25 $\mu$ m (typical length of 200 $\mu$ m)	
OUT	Inductance ( $L_{bonding}$ ) = 0.25nH 2 gold wires with diameter of 25 $\mu$ m (typical length of 200 $\mu$ m)	
Vg	Inductance $\leq$ 1nH	C1 ~ 120pF, C2 ~ 10nF
Vd <sup>(1)</sup>	Inductance $\leq$ 1nH	C1 ~ 120pF, C2 ~ 10nF

<sup>(1)</sup> 2 gold wires with diameter of 25 $\mu$ m per pin are necessary to connect Vd2 (Pins 9 and 11)

DC Schematic



**Notes**

## Recommended ESD management

Refer to the application note AN0020 available at <http://www.ums-gaas.com> for ESD sensitivity and handling recommendations for the UMS products.

## Recommended environmental management

UMS products are compliant with the regulation in particular with the directives RoHS N°2011/65 and REACH N°1907/2006. More environmental data are available in the application note AN0019 also available at <http://www.ums-gaas.com>.

## Ordering Information

Chip form:

CHA6015-99F/00

Information furnished is believed to be accurate and reliable. However **United Monolithic Semiconductors S.A.S.** assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of **United Monolithic Semiconductors S.A.S.** Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. **United Monolithic Semiconductors S.A.S.** products are not authorised for use as critical components in life support devices or systems without express written approval from **United Monolithic Semiconductors S.A.S.**