


55-65GHz Single Side Band Mixer

GaAs Monolithic Microwave IC

Description

The CHM1298 is a multifunction chip (MFC) which integrates a LO buffer amplifier and a sub-harmonically balanced diode mixer for 2LO suppression and image rejection. It is usable both for up-conversion and down-conversion. It is designed for a wide range of applications, from military to commercial communication systems. The backside of the chip is both RF and DC grounded. This helps to simplify the assembly process. The circuit is manufactured with a pHEMT process, 0.25 μ m gate length, via holes through the substrate, air bridges and electron beam gate lithography. It is available in chip form.



Main Features

- Broadband performance: 55-65GHz
- 12dB conversion Loss
- 10dBc image rejection
- +10dBm LO input power
- +0dBm input power (1dB gain comp.)
- DC power consumption: 90mA @ 3.5V
- Chip size: 2.10x1.17x0.10mm

Main Characteristics

Tamb.=+25°C

Symbol	Parameter	Min	Typ	Max	Unit
FRF	RF frequency range	55		65	GHz
FLO	LO frequency range	27.5		32.5	GHz
FIF	IF frequency range	DC		5	GHz
Lc	Conversion Loss		12		dB

ESD Protection: Electrostatic discharge sensitive device. Observe handling precautions!

Electrical Characteristics for Broadband Operation

Tamb=+25°C, Vd = 3.5V

Symbol	Parameter	Min	Typ	Max	Unit
FRF	RF frequency range	55		65	GHz
FLO	LO frequency range	27.5		32.5	GHz
FIF	IF frequency range	DC		5	GHz
Lc	Conversion Loss		12		dB
PLO	LO Input power		+10		dBm
2xLO Leak	2xLO Leakage (for PLO = +5dBm)		-35		dBm
Img Rej	Image Rejection ⁽¹⁾		10		dBc
P1dB	Input power at 1dB gain compression		+0		dBm
P03	Input power at 3dB gain compression		+2		dBm
IP3	Input 3rd order intercept point		+8		dBm
LO Match	LO Matching ⁽²⁾		2.0:1		
RF Match	RF Matching ⁽²⁾		2.0:1		
IF Match	IF Matching		2.0:1		
Vg	Gate bias voltage		-0.35		V
Id	Bias current with PLO = +10dBm ⁽³⁾		90		mA

⁽¹⁾ With external quadrature hybrid coupler (reference on request). The minimal value depends on the quality of the external quadrature combiner.

⁽²⁾ A bonding wire of typically 0.1 to 0.15nH will improve the accesses matching.

⁽³⁾ Around 50mA without RF power

Absolute Maximum Ratings ⁽¹⁾





Tamb.=+25°C

Symbol	Parameter	Values	Unit
Vd	Drain bias voltage	4.0	V
Id	Drain bias current	150	mA
Vg	Gate bias voltage	-2 to +0.4	V
P _{LO}	Maximum LO input power	+15	dBm
Tj	Junction temperature	175	°C
Ta	Operating temperature range	-40 to +85	°C
Tstg	Storage temperature range	-55 to +150	°C

⁽¹⁾ Operation of this device above anyone of these parameters may cause permanent damage.


Typical On-wafer Measurements in Up-Conversion mode with external combiner

Bias conditions: $T_{amb}=+25^{\circ}C$, $V_d=3.5V$, $I_d=90mA$






Typical On-wafer Measurements in Down-Conversion mode with external combiner

Bias conditions: $T_{amb}=+25^{\circ}C$, $V_d=3.5V$, $I_d=90mA$




Typical On-wafer Measurements in Up-Conversion mode without external combiner


Bias conditions: $T_{amb}=+25^{\circ}\text{C}$, $V_d=3.5\text{V}$, $I_d=90\text{mA}$



Chip Assembly and Mechanical Data



Note: Supply feed should be bypassed. $25\mu\text{m}$ diameter gold wire is to be preferred. It is necessary to use an external hybrid quadrature combiner on the IF ports if the image rejection functionality is required.



Cotation : μm
Tolerance : $\pm 35\mu\text{m}$

Bonding pad positions.
(Chip thickness: $100\mu\text{m}$. All dimensions are in micrometers)

Recommended ESD management

Refer to the application note AN0020 available at <http://www.ums-gaas.com> for ESD sensitivity and handling recommendations for the UMS products.

Recommended environmental management

UMS products are compliant with the regulation in particular with the directives RoHS N°2011/65 and REACH N°1907/2006. More environmental data are available in the application note AN0019 also available at <http://www.ums-gaas.com>.

Ordering Information

Chip form: CHM1298-99F/00

Information furnished is believed to be accurate and reliable. However **United Monolithic Semiconductors S.A.S.** assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of **United Monolithic Semiconductors S.A.S.** Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. **United Monolithic Semiconductors S.A.S.** products are not authorised for use as critical components in life support devices or systems without express written approval from **United Monolithic Semiconductors S.A.S.**